Research
Exact quantum circuits for a lattice Boltzmann realization of the Dirac equation
Overview Research area: Quantum computing applied to computational physics — specifically gate-model quantum circuits that implement a lattice Boltzmann discretization of the Dirac equation (quantum l

- arXiv
- 2608.06570
- Published
- 2026-08-06
- Authors
- Nilesh Sawant, Ethan Young, Kevin Patrick Griffin, Michael Martin
AI summary
Overview
Research area: Quantum computing applied to computational physics — specifically gate-model quantum circuits that implement a lattice Boltzmann discretization of the Dirac equation (quantum lattice Boltzmann, QLB).
Technical level: Advanced. The paper assumes familiarity with quantum circuits (qubits, controlled-NOT gates, amplitude encoding, KAK/Cartan decomposition) and with lattice kinetic methods; it includes an expository primer (Section 2) aimed at lattice Boltzmann practitioners who are not quantum-computing specialists.
Scope (one sentence): The paper constructively demonstrates that the Succi–Dellar three-dimensional Dirac QLB scheme can be written exactly as a gate-model quantum circuit — rotations, collision, streaming, potential, and boundary conditions — and verifies the circuits against a classical solver to machine precision, without claiming any computational speedup.
What This Paper Is About
The Dirac QLB scheme advances a four-component Dirac spinor on a lattice using a fixed sequence of local operations — a basis rotation, a collision, a streaming shift, and the inverse rotation — each of which happens to be exactly unitary (norm-preserving). It had been noted qualitatively that such a scheme should therefore be expressible as a quantum circuit, but no one had produced the full gate-level mapping. This paper supplies that mapping explicitly for every operation in one, two, and three dimensions, and then checks on a state-vector emulator that the resulting circuits reproduce the classical solver.
Key Contributions
-
An exact gate-level construction of every operation in the 3D Dirac QLB scheme (Sections 3–5): the fixed rotation gates, the collision gate, the streaming shift implemented as a controlled increment on a position register, a position-dependent potential as a phase oracle, and periodic and reflecting (bounce-back) boundary conditions as unitary circuits. The authors describe this as the first complete demonstration that the Succi–Dellar scheme is exactly representable in the gate model, with no approximation beyond the classical method itself.
-
Composition into full time steps (Section 6): the unit operations are combined into single-axis, two-dimensional, and three-dimensional time steps by tensoring position registers onto a shared spinor register, with a qubit ordering chosen so the emulator's state-vector index coincides with the classical row-major flat index.
-
Numerical verification to machine precision (Section 7): the circuits reproduce the classical QLB solver in 1D, 2D, and 3D, including a Klein tunneling case and a reflecting-box bounce, with maximum density deviations between 3.7 × 10⁻¹² and 1.0 × 10⁻¹⁷, together with measured gate counts (Section 8).
-
A reusable "unitary → verified circuit" routine (Section 6): a small general procedure that wraps an arbitrary target matrix, transpiles it, and independently verifies the returned circuit — the mechanism underlying all the operator constructions above and reusable for other operators.
Main Findings
-
Exact representability, not approximation: Every elementary operation of the scheme — rotation, collision, streaming, potential, and boundary handling — is shown to be exactly unitary and is expressed as an explicit gate sequence. The paper states that each component is validated independently against its classical reference, yielding a modular set of primitives.
-
Machine-precision agreement with the classical solver: Across the one-, two-, and three-dimensional tests, the maximum density deviation between the circuit output and the classical QLB solver lies between 3.7 × 10⁻¹² and 1.0 × 10⁻¹⁷.
-
Compact spinor gate blocks: Transpiling the fixed x-rotation R_x to the basis {R_z, R_y, R_x, CX} gives a constant-size block of one CX gate with depth 4, and transpiling the collision operator Q̂ (shown for m̃ = 0.3, g̃ = 0.1) gives two CX gates with depth 9. Both reproduce their target 4 × 4 unitaries to gate fidelity 1 (twelve digits). The massless collision reduces to a global phase and compiles to a single-qubit phase with zero CX gates.
-
Streaming as arithmetic on address bits: In the rotated frame, streaming is a permutation of position-register basis states — an increment or decrement of the integer stored in the register — and is therefore built from multi-controlled-X gates following the schoolbook carry rule. The direction is controlled by the single spinor qubit q₁, and the spin qubit q₀ takes no part. The paper emphasizes that no amplitude is created or destroyed, so streaming needs no collision-type gate.
-
Logarithmic qubit storage: An 8 × 8 × 8 lattice of 512 sites (2,048 spinor amplitudes) is represented in 2 + 3 + 3 + 3 = 11 qubits. A line of 32 sites needs 5 position qubits and a line of 1024 sites needs 10, since storage grows as 3 log₂ N + 2 qubits overall rather than linearly in the number of sites.
-
Hardware execution with calibration-aware qubit choice: In Appendix C, a reduced two-site instance is executed on a Rigetti superconducting processor, where choosing the qubits from the live calibration lowers the state-preparation error sevenfold.
-
Zitterbewegung reproduced and compared: Appendix B derives the scheme's lattice dispersion in closed form and reproduces the relativistic Zitterbewegung, comparing it term by term with the trapped-ion analog simulation of Gerritsma et al. Appendix A restores physical (SI) units to the dimensionless test parameters, expressing the examples as relativistic electrons at Compton-scale resolution.
-
No speedup claimed: The authors state explicitly that the work establishes representability and correctness only; emulation cost is exponential in qubit number, state preparation and read-out are addressed only for the reduced hardware instance, and no asymptotic claims are made.
Methodology in Plain English
The field is stored using amplitude encoding: the 4N complex numbers of a classical spinor array (four spinor components per site on N sites) become the 2ⁿ amplitudes of a qubit register, with n = log₂(4N). Two qubits label the four spinor components and are shared across the whole lattice; separate position registers, one per spatial axis, hold the site addresses. Under this encoding, a gate on the position qubits acts on all sites at once, so streaming becomes a single controlled increment of the address rather than a loop over sites.
The operations are then built in two different ways depending on their size:
-
Spinor operators (rotations and collision) are small, fixed 4 × 4 matrices. The authors wrap each matrix as a single unitary gate and pass it to Qiskit's built-in
transpileroutine, targeting {R_z, R_y, R_x, CX}. Exactness is guaranteed by the Cartan (KAK) decomposition, which expresses any two-qubit unitary using at most three CX gates; because the decomposition is optimal, the resulting gate counts are minimal. -
Streaming and boundary operators act on the whole position register and would be 4N × 4N matrices, so synthesizing them from a matrix is exponentially expensive. Instead they are hand-built from multi-controlled-X gates: incrementing flips the least significant bit unconditionally, then ripples carries upward via MCX gates controlled on all lower bits, applied from the most significant target downward. An n_pos = 3 example uses three gates — MCX(p₀,p₁→p₂), then CX(p₀→p₁), then X(p₀) — and the modular wrap 7 ↦ 0 makes the shift periodic.
Finally, the authors compose these primitives into one-, two-, and three-dimensional time-step circuits and compare circuit output against the classical solver on a state-vector emulator, using a single shared indexing so that no intervening permutation is needed. Boundary conditions (periodic and reflecting/bounce-back) are also cast as unitary circuits. All operators, circuits, tests, and figures are reproducible from the open-source quantumKineticMethods library.
Why This Matters
The paper closes a gap between a qualitative observation ("this scheme is unitary, so a quantum computer should be able to run it") and an explicit, verified construction. It provides a modular, independently validated set of primitives for Dirac and lattice-kinetic quantum algorithms, and it does so by porting an existing, validated classical solver operation by operation — so every circuit layer has a classical reference against which it is checked.
Potential real-world applications (as framed by the paper):
- Quantum simulation of relativistic fermions: the scheme has already been used to study Klein tunneling through random impurities, and the circuits provide a gate-model route to such simulations.
- Benchmarking and validation of quantum compilers: the "unitary → verified circuit" routine and the operator-by-operator classical reference give a correctness test bed for transpilation and gate synthesis.
- Hardware characterization and calibration-aware compilation: the two-site Rigetti run shows how live calibration data can be used to select qubits and reduce state-preparation error.
- Bridging analog and digital quantum simulation: the closed-form Zitterbewegung derivation and its term-by-term comparison with a trapped-ion analog experiment connect digital circuit results to existing analog simulation work.
Industry relevance: the work is relevant to quantum-software and compiler teams (exact synthesis, gate counting, calibration-aware qubit selection) and to computational-physics groups interested in porting validated lattice kinetic solvers onto quantum hardware. The authors are at the Computational Science Center, National Laboratory of the Rockies (NLR), Golden, Colorado.
Future Directions
-
State preparation and read-out: preparing a general initial field in the 2ⁿ amplitudes and reconstructing observables (which requires many repeated measurements because a single measurement returns one address at random and collapses the state) are identified as open problems.
-
Asymptotic cost and speedup: the paper makes no asymptotic claims; improved amplitude-encoding techniques, ancilla-optimized streaming, and hardware-native compilation are named as prerequisites before QLB-based circuits could be evaluated for practical quantum speedup.
-
Cheaper streaming: the authors note that quantum adders would give a cheaper streaming step but are not used here, leaving adder-based constructions as an avenue.
-
Hardware noise: noise is listed among the open questions, and the Appendix C hardware demonstration is explicitly a reduced two-site instance rather than a full-scale run.
Target Audience
Quantum-computing researchers working on simulation of quantum field equations and lattice methods; lattice Boltzmann and kinetic-theory practitioners curious about how their algorithms map onto qubits; quantum compiler and gate-synthesis engineers interested in exact decompositions of small spinor operators; and computational physicists at national laboratories evaluating whether validated classical solvers can be ported to quantum hardware. Readers without a quantum-computing background can use Section 2 as a primer, while readers already familiar with the gate model can skip it and go to Sections 3–4 for the precise formulation.
Authors’ abstract
The quantum lattice Boltzmann scheme of Succi and Dellar advances a four-component Dirac spinor on a lattice by a fixed sequence of local, exactly norm-preserving operations: a basis rotation, a collision, a streaming shift, and the inverse rotation. While this correspondence has been noted qualitatively, it has remained unclear whether it can be realized exactly and unitarily as a gate-model quantum circuit. This unitarity is a structural property of the scheme, which should, in principle, enable an operator-by-operator port onto quantum hardware. We give a gate-level construction of every operation of the three-dimensional Dirac QLB scheme: the fixed rotation gates, the collision gate, the streaming shift as a controlled increment on a position register, the position-dependent potential as a phase oracle, and periodic and reflecting boundary conditions as unitary circuits. Together, these constructions provide the first complete demonstration that the scheme is exactly representable in the gate model without any approximation beyond the classical method itself. We then compose them into single-axis, two- and three-dimensional time steps. On a state-vector emulator the resulting circuits reproduce the classical QLB solver to machine precision, thus verifying our quantum implementation. Our aim is representability and correctness rather than computational speedup; questions of state preparation, asymptotic cost, and hardware noise are identified as open avenues for future work. Appendices restore physical units, derive the scheme's Zitterbewegung in closed form and compare it with a trapped-ion simulation, and execute a reduced two-site instance on a Rigetti superconducting processor, where choosing the qubits from the live calibration lowers the state-preparation error. All operators, circuits, and figures are reproducible from the open-source quantumKineticMethods library.